
5V NMOS

(a)




5V PMOS

(b)


HV PMOS

(c)


PRIOR ART
FIG. 1




PRIOR ART
FIG. 2




PRIOR ART





PRIOR ART
FIG. 4





PRIOR ART
FIG. 6










FIG. 11



IMPROVED DYNAMICALLY CONTROLLED HIGH-VOLTAGE LEVEL-SHIFTER WITH EXTREMELY LOW POWER CONSUMPTION

FIG. 12






FIG. 14





FIG. 15






FIG. 18




FIG. 19





FIG. 20



FC	SP	SP
SP	FC	FC
FC	SP	FC

FIG. 22




FIG. 23A




FIG. 23B




FIG. 23C